This paper presents the simulation results of binary digital modulation schemes. In this paper, for BASK and BPSK modulation techniques used FPGA algorithm, multiplier don't using. If multiplier block is used for multiplication bit stream with carrier signal, used time will rises. In addition using multiplier block obtained simulation results were analyzed and compared to other simulation results. Source consumptions of FPGA-based BASK modulation technique and BPSK modulation technique were compared. Also, for different modulation algorithm, source consumptions of BASK and BPSK modulation technique were analyzed using VHDL and Quartus 9.2 complier. Designed modulators using VHSIC (Very High Speed Integrated Circuit) Hardware Description Language (VHDL) was realized on high speed FPGA (Field Program Programmable Gate Array). Because for used modulation technique data rate transfer is fairly important in wireless communication systems. The highest speed data rate transfer can be realized using fiber optic cables. In addition, BER (Bit Error Rate) of BASK and BPSK modulator was compared using MATLAB simulation program. Binary data rate is same for BPSK and BASK. BPSK and BASK modulations were designed on FPGA using VHDL hardware description language.
INTRODUCTION
Despite simple transmitter and receiver architecture of BPSK modulator, BPSK modulation technique is still commonly used in wireless communication such as WPAN (Wireless Personal Area Network) [1] . Amplitude shift keying (ASK) is data transfer technique with different amplitude of carrier frequency. Although it is sensitive to propagation channel variation, ASK modulation has been widely used in lowpower wireless transceiver for system simplicity [2] .
For low power consumption, wireless communication systems exist in implantable medical devices [3] , ingestible capsule endoscopy and multichannel neural recording [4] . The ASK modulation/demodulation scheme, for both RF-band and baseband transceiver, was presented. This design is realized on future mobile memory I/O interface for energy efficient [5] . However, BPSK is as well as showing better Bit Error Rate (BER) compared to BASK. In addition, an analysis was realized about BER achievable in an ASK self-heterodyne optical millimeter-wave system. In this work, it was shown that the need for a depressed decision threshold to optimally detect the received signal [6] .
BPSK and BASK modulation techniques were implemented on EP3C40F780C6 FPGA device. Simulation results consist of bit error rate of BASK and BPSK, source consumption of BASK and BPSK FPGA-based (for EP3C40F780C6 device), bit rate of BASK and BPSK on Quartus II complier using .vwf files. So FPGA is real-time systems, designed modulators were implemented on FPGA.
In addition to, bit error rate of BASK and BPSK modulation techniques was compared using MATLAB. In this paper, for BPSK and BASK modulation, different algorithms FPGA based modulator and demodulator schemes were presented. Finally, simulation results were compared.
MODULATOR and DEMODULATOR SCEHEMES
BASK and BPSK modulation techniques are binary shift keying. BASK modulation technique based on amplitude while BPSK modulation technique based on phase. According to transmitting data, phase or amplitude is changed. [7] and f c is the frequency of the carrier,
BPSK Modulator and Demodulator
BPSK demodulator can be achieved from the BPSK waveform by using scheme of modulator in fig 3. The most important point for receiver, received signal is obtained quite correctly. As realizing in modulator input signal is firstly multiplied with a carrier of signal in demodulator. Next, multiplied signal is passed through integrator, then integrated signal is passed through a decision making device [7] . 
BASK modulator and demodulator
BASK modulation technique is based on amplitude modulation. BASK modulation can be also considered for two cases: 0 and 1. If transmitting data is 1, BASK modulated signal is carrier signal. But when transmitting data is 0, BASK modulated signal is 0. In modulation, data bits are multiplied with a carrier signal and then modulated signal is created.
Fig 4 is illustrated a principle BASK modulator.
Fig 4: Principle of BASK modulator
In fig 4, it is shown that principle of BASK modulator. Output of multiplier is modulated by binary code. This NRZ level encoder converts the input binary sequence to the signal suitable for product modulator [8] . In Fig 5, it is shown that BASK modulation.
Fig 5: BASK Modulation
In fig 3, it is shown that principle BASK demodulator.
BPSK MODULATOR DESIGN OF FPGA BASED
Using Quartus II complier, BPSK modulated signal can be created. Proposed block diagram in FPGA is shown in fig 6.
Fig 6: Principle of the BPSK system implemented on the FPGA
Using ADC, message signal is converted digital signal. Thereby, in FPGA, this signal can be processed and FPGA based BPSK modem can be created. Used bit separator separates one by one in 14 bits output of ADC. Bit separator was created using Very high speed integrated circuit Hardware Description Language.
(1) 
Fig 10: Principle of the BASK system implemented on the FPGA
The output of created bit separator using Very high speed integrated circuit Hardware Description Language has one bit. According to output digital signal of bit separator (0, 1), mux selects one of two cases. Thereby BASK modulation was created on FPGA.
Fig 11: In Quartus II created BASK block
In fig 11, clk is clock pulse, data_in is output of ADC and data_out is BASK modulated signal. Also, this modulator contains two counters and roms, control block, bit separator and mux. In fig 13, it is shown that blocks of implemented BASK modulator in FPGA. According to output of bit separator, one of s1, s2 is selected by gate_of_mux. In fig 12, it is shown that created block of bit separator using VHDL. 
BASK AND BPSK BER
In an AWGN channel, the BER (Bit Error Rate) decreases approximately exponentially as the SNR (Signal to Noise Ratio) increases [9] . Straight BPSK produces good BER value at the receiver. Although the symbol error rate for BPSK is low that of BASK, BPSK transmits symbols at same the rate of BASK Bit error rate of BPSK can be shown at equation 4 while bit error rate of BASK cab be shown at equation 5.
In equation (4) or (5), Eb and No represent average energy per bit and noise power respectively. In fig 16, it is shown that plotting of BER performance of BPSK and BASK modulations using MATLAB. In fig 16, it is shown that BPSK has better performance than BASK resulting in the lowest BER for a given Eb/No. Yet, bit error rate comparison of BASK and BPSK modulation techniques aren't alone criterion. 
BASK SIMULATION RESULT ON FPGA
As shown fig 17, fig 18, fig 19, fig 20, fig 21 and fig 22 Just as one symbol is transmitted on 20 us using BPSK modulation, one symbol is transmitted on 20 us using BASK modulation. Selective pin of mux is d_out. In fig 17 and fig  19, it is shown that changing of d_out at 500th sample. After 500th sample passes, new datas for other phase or amplitude is obtained. In FPGA kit, source consumption of BASK and BPSK modulation techniques can be also compared. BASK and BPSK modulators use ROM in FPGA hardware. Thereby these modulation techniques are using the memory. Because samples of carrier signal are saved ROM. According to saved bits number, used memory area on FPGA increases the same amount. In fig 23, fig 24, fig 25, it is shown that source consumption BASK and BPSK. Because saved sample number in ROM is 500. Also, each sample is 32 bit (hexadecimal number) and used ROM number is two for phase1 and phase2. Thereby used memory source is 32000. For EP3C40F780C6 FPGA kit, used frequency of clock pulse is only 50 MHz. So, PLL don't use this paper. If PLL is used for this design, data rate is increased so clock frequency is rise. In addition to, total pin number is 80 (clk + counter + d_in + dout + Signal_of_BPSK = 1 + 32 + 14 + 1 + 32 = 80). Yet, pins of counter and d_out are used for information (sample number and changing symbol). Normally, used total pin number must 47. Also, a problem is 32 bits for BPSK. Because special digital to analog converter (DAC) must be used for convert to analog BPSK signal. But if floating point numbers are converted to lower bit format, special DAC isn't required. Thereby used bit number is decreased. Used memory bits and embedded multiplier 9-bit elements are 16000 and 7 respectively.
CONCLUSIONS
Instead of fig 6 and fig 10, multiplier block was also used in this paper. But if multiplier block is used, modulation time will rise. Because operating time of multiplier block is least 5 clock pulses. Instead of multiplication, for each phase case (0 and 1), sample of different carrier signal was saved in ROM. Thereby, instead of 7 clock pulse, two clock pulses were used for each BPSK or BASK output sample. In addition to, it is shown that changing of bit (0-1-0) is realized on each 500 sample. In BASK modulator, for 0 bit, it is shown that sending data is 0 while for 1 bit, it is shown that sending data is samples of carrier signal. In BPSK modulator, for 0 bit, it is illustrated that processing data is samples of delayed carrier signal (180 degrees of phase delay), for 1 symbol, it is illustrated that processing data is samples of carrier signal.
